Axiomise Formal Verification Training Programmes at a Glance

Email us at: training@axiomise.com for pricing information

All courses can be taken independent of each other.

Only pre-requisite is familiarity with digital design and knowledge of VHDL/Verilog.

*Labs include theorem proving, property checking and equivalence checking.